An Efficient Design of Deterministic Test Pattern Generator
碩士 === 中原大學 === 電子工程研究所 === 97 === Build-in self-test (BIST) is very efficient for system-on-chip (SoC) testing. In BIST design, test pattern generators (TPG) are the most important architecture. Pseudo-random pattern generator, e.g. linear feedback shift register (LFSR), is a common TPG. In this th...
Main Authors: | Yan-Fei Tang, 湯燕飛 |
---|---|
Other Authors: | Hsing-Chung Liang |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/50110580488164924870 |
Similar Items
-
Efficient Deterministic Pattern Generator for Transition Faults Testing
by: Shu-Wei Wu, et al.
Published: (2010) -
Study on Parallelizing Test Pattern Generation On Shared-Memory System From Deterministic and Non-Deterministic Perspectives
by: Lin, Yu-Ze, et al.
Published: (2019) -
Segmented LFSR for Deterministic Test Generations
by: Hang-Ruri Chang, et al. -
Segmented LFSR for Deterministic Test Generations
by: Hang-Ruri Chang, et al. -
The control and synchronization of deterministic ratchets with time dependent potentials
by: LIN,FEI-HUNG, et al.
Published: (2013)