Performance Evaluation of 14 nm FinFET-Based 6T SRAM Cell Functionality for DC and Transient Circuit Analysis
As the technology node size decreases, the number of static random-access memory (SRAM) cells on a single word line increases. The coupling capacitance will increase with the increase of the load of word line, which reduces the performance of SRAM, more obvious in the SRAM signal delay and the SRAM...
Main Authors: | Wei Lim, Huei Chaeng Chin, Cheng Siong Lim, Michael Loong Peng Tan |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2014-01-01
|
Series: | Journal of Nanomaterials |
Online Access: | http://dx.doi.org/10.1155/2014/820763 |
Similar Items
-
Performance evaluation of 14nm FinFET-based 6T SRAM cell functionality for DC and transient circuit analysis
by: Lim, Wei, et al.
Published: (2014) -
Design and performance analysis of 1-Bit FinFET full adder cells for subthreshold region at 16 nm process technology
by: Abdul Tahrim, Aqilah, et al.
Published: (2015) -
Design and Performance Analysis of 1-Bit FinFET Full Adder Cells for Subthreshold Region at 16 nm Process Technology
by: ‘Aqilah binti Abdul Tahrim, et al.
Published: (2015-01-01) -
Performance analysis of 22NM FinFET-based 8T SRAM cell
by: Hasan Baseri, Nur Hasnifa
Published: (2018) -
The Evaluation of 6T-SRAM for GAA MOSFETs and FinFETs at 7 nm and 10 nm Technology Nodes
by: Meng-YenWu, et al.
Published: (2016)