Thermal-Safe Test Scheduling for Core-Based System-on-a-Chip Integrated Circuits
Overheating has been acknowledged as a major problem during the testing of complex system-on-chip (SOC) integrated circuits. Several power-constrained test scheduling solutions have been recently proposed to tackle this problem during system integration. However, we show that these approaches cannot...
Main Authors: | Rosinger, Paul (Author), Al-Hashimi, Bashir (Author), Chakrabarty, Krishnendu (Author) |
---|---|
Format: | Article |
Language: | English |
Published: |
2005-11.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
Cost Model-Driven Test Resource Partitioning for SoCs
by: Wuertemberger, Armin, et al.
Published: (2006) -
Thermal-Aware Soc Test Scheduling with Test Set Partitioning and Interleaving
by: Zhiyuan, He, et al.
Published: (2007) -
Addressing Useless Test Data in Core-Based System-on-a-Chip Test
by: Gonciari, PT, et al.
Published: (2003) -
Power Profile Manipulation: A New Approach for Reducing Test Application Time Under Power Constraints
by: Rosinger, Paul, et al.
Published: (2002) -
Variable-Length Input Huffman Coding for System-on-a-Chip Test
by: Gonciari, Paul Theo, et al.
Published: (2003)