Testability Trade-offs for BIST Data Paths
Main Authors: | Nicolici, Nicola (Author), Al-Hashimi, Bashir M. (Author) |
---|---|
Format: | Article |
Language: | English |
Published: |
2004-04.
|
Subjects: | |
Online Access: | Get fulltext |
Similar Items
-
BIST hardware synthesis for RTL data paths based on test compatibility classes
by: Nicolici, N., et al.
Published: (2000) -
Testability insertion in bit-slice data path designs: A pseudo-exhaustive BIST approach
by: Soomro, Rahman Abdul
Published: (1994) -
Testable and BIST Architectures for Motion Estimation Computing Arrays
by: Chen-Yuen Huang, et al.
Published: (2009) -
High-level synthesis for easily testable data paths
by: Liao, Wen Bin, et al.
Published: (1994) -
Design and Implementation of A Low Power Self-Testable Baseband Receiver Using Segment Weighted Random BIST
by: Chun-Yi Lee, et al.
Published: (2005)