Rethinking Cache Hierarchy And Interconnect Design For Next-Generation Gpus
To match the increasing computational demands of GPGPU applications and to improve peak compute throughput, the core counts in GPUs have been increasing with every generation. However, the famous memory wall is a major performance determinant in GPUs. In other words, in most cases, peak throughput i...
| Main Author: | |
|---|---|
| Format: | Others |
| Language: | English |
| Published: |
W&M ScholarWorks
2021
|
| Subjects: | |
| Online Access: | https://scholarworks.wm.edu/etd/1627047836 https://scholarworks.wm.edu/cgi/viewcontent.cgi?article=7124&context=etd |