A PLL Design Based on a Standing Wave Resonant Oscillator
In this thesis, we present a new continuously variable high frequency standing wave oscillator and demonstrate its use in generating the phase locked clock signal of a digital IC. The ring based standing wave resonant oscillator is implemented with a plurality of wires connected in a mobius configur...
Main Author: | Karkala, Vinay |
---|---|
Other Authors: | Khatri, Sunil P. |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/1969.1/ETD-TAMU-2010-08-8546 |
Similar Items
-
A 33 MHz Fast-Locking PLL with Programmable VCO and Automatic Band Selection for Clock Generator Application
by: Neeraj Agarwal, et al.
Published: (2021-07-01) -
Comparison of Optical Self-Phase Locked Loop Techniques for Frequency Stabilization of Oscillators
by: Li Zhang, et al.
Published: (2014-01-01) -
Frequency Synthesizers and Oscillator Architectures Based on Multi-Order Harmonic Generation
by: Abdul-Latif, Mohammed
Published: (2012) -
A V-Band Phase-Locked Loop with a Novel Phase-Frequency Detector in 65 nm CMOS
by: Waseem Abbas, et al.
Published: (2020-09-01) -
A 1.55-to-32-Gb/s Four-Lane Transmitter with 3-Tap Feed Forward Equalizer and Shared PLL in 28-nm CMOS
by: Chen Cai, et al.
Published: (2021-08-01)