Case Studies on Clock Gating and Local Routign for VLSI Clock Mesh

The clock is the important synchronizing element in all synchronous digital systems. The difference in the clock arrival time between sink points is called the clock skew. This uncertainty in arrival times will limit operating frequency and might cause functional errors. Various clock routing techni...

Full description

Bibliographic Details
Main Author: Ramakrishnan, Sundararajan
Other Authors: Hu, Jiang
Format: Others
Language:en_US
Published: 2010
Subjects:
Online Access:http://hdl.handle.net/1969.1/ETD-TAMU-2010-08-8489