High Level Preprocessor of a VHDL-based Design System
This thesis presents the work done on a design automation system in which high-level synthesis is integrated with logic synthesis. DIADESfa design automation system developed at PSU, starts the synthesis process from a language called ADL. The major part of this thesis deals with transforming the AD...
Main Author: | |
---|---|
Format: | Others |
Published: |
PDXScholar
1994
|
Subjects: | |
Online Access: | https://pdxscholar.library.pdx.edu/open_access_etds/4776 https://pdxscholar.library.pdx.edu/cgi/viewcontent.cgi?article=5848&context=open_access_etds |