FPGA acceleration of high performance computing communication middleware
High-Performance Computing (HPC) necessarily requires computing with a large number of nodes. As computing technology progresses, internode communication becomes an ever more critical performance blocker. The execution time of software communication support is generally critical, often accounting...
Main Author: | |
---|---|
Other Authors: | |
Language: | en_US |
Published: |
2019
|
Subjects: | |
Online Access: | https://hdl.handle.net/2144/38211 |