Design and optimisation of the dual gate inversion layer emitter transistor for power integrated circuits
| Main Author: | |
|---|---|
| Published: |
University of Cambridge
2006
|
| Subjects: | |
| Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.613917 |