Impact of Device Parametric Tolerances on Current Sharing Behavior of a SiC Half-Bridge Power Module
This paper describes the design, fabrication, and testing of a 1.2 kV, 6.5 mΩ, half-bridge, SiC MOSFET power module to evaluate the impact of parametric device tolerances on electrical and thermal performance. Paralleling power devices increases current handling capability for the same bus voltage....
Main Author: | Watt, Grace R. |
---|---|
Other Authors: | Electrical Engineering |
Format: | Others |
Published: |
Virginia Tech
2020
|
Subjects: | |
Online Access: | http://hdl.handle.net/10919/96559 |
Similar Items
-
Packaging and Magnetic Integration for Reliable Switching of Paralleled SiC MOSFETs
by: Miao, Zichen
Published: (2018) -
Thermal Impedance Characterization Using Optical Measurement Assisted by Multi-Physics Simulation for Multi-Chip SiC MOSFET Module
by: Min-Ki Kim, et al.
Published: (2020-11-01) -
Analysis of the Multi-Steps Package (MSP) for Series-Connected SiC-MOSFETs
by: Luciano F. S. Alves, et al.
Published: (2020-08-01) -
Design and evaluation of SiC multichip power module with low and symmetrical inductance
by: Shao Weihua, et al.
Published: (2019-06-01) -
Design and Switching Characteristics of Flip-Chip GaN Half-Bridge Modules Integrated with Drivers
by: Lin Wang, et al.
Published: (2021-07-01)