Improving timing verification and delay testing methodologies for IC designs

Improving timing verification and delay testing methodologies for IC designs

Not available === text

Bibliographic Details
Main Author: Zeng, Jing
Format: Others
Language:English
Published: 2008
Subjects:
Integrated circuits > Design and construction > Methodology
Integrated circuits > Testing
Integrated circuits > Verification
Online Access:http://hdl.handle.net/2152/1809
Description
Summary:Not available === text

Similar Items