Low Power Gain Cell Arrays: Voltage Scaling and Leakage Reduction

In this thesis, a fully logic - compatible Gain - Cell (GC) based Dynamic - Random - Access (DRAM) with a storage capacity of 2048 bit is designed in UMC – 180 nm technology. The GC used is a two transistor PMOS (2PMOS) cell. This thesis aims at building the foundation for further research on the ef...

Full description

Bibliographic Details
Main Author: Iqbal, Rashid
Format: Others
Language:English
Published: Linköpings universitet, Elektroniksystem 2012
Online Access:http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-73970
id ndltd-UPSALLA1-oai-DiVA.org-liu-73970
record_format oai_dc
spelling ndltd-UPSALLA1-oai-DiVA.org-liu-739702013-01-08T13:51:21ZLow Power Gain Cell Arrays: Voltage Scaling and Leakage ReductionengIqbal, RashidLinköpings universitet, ElektroniksystemLinköpings universitet, Tekniska högskolan2012In this thesis, a fully logic - compatible Gain - Cell (GC) based Dynamic - Random - Access (DRAM) with a storage capacity of 2048 bit is designed in UMC – 180 nm technology. The GC used is a two transistor PMOS (2PMOS) cell. This thesis aims at building the foundation for further research on the effects of supply voltage ff scaling on retention time, leakage and power consumption. Different techniques are used to reduce leakage current for longer retention time and ultimately low power. Different types of decoders are analyzed for low power. First, general concepts of memories are presented. Furthermore, the topic of leakage and its effect on retention time and power consumption is introduced. Two memories are designed, first one is single port memory with improved retention time. Finally, a Two port memory with all peripherals, which consists of he GC array, Decoder, Drivers, Registers, Pulse generators is designed. All the simulations for voltage scaling and retention time are shown. Student thesisinfo:eu-repo/semantics/bachelorThesistexthttp://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-73970application/pdfinfo:eu-repo/semantics/openAccess
collection NDLTD
language English
format Others
sources NDLTD
description In this thesis, a fully logic - compatible Gain - Cell (GC) based Dynamic - Random - Access (DRAM) with a storage capacity of 2048 bit is designed in UMC – 180 nm technology. The GC used is a two transistor PMOS (2PMOS) cell. This thesis aims at building the foundation for further research on the effects of supply voltage ff scaling on retention time, leakage and power consumption. Different techniques are used to reduce leakage current for longer retention time and ultimately low power. Different types of decoders are analyzed for low power. First, general concepts of memories are presented. Furthermore, the topic of leakage and its effect on retention time and power consumption is introduced. Two memories are designed, first one is single port memory with improved retention time. Finally, a Two port memory with all peripherals, which consists of he GC array, Decoder, Drivers, Registers, Pulse generators is designed. All the simulations for voltage scaling and retention time are shown.
author Iqbal, Rashid
spellingShingle Iqbal, Rashid
Low Power Gain Cell Arrays: Voltage Scaling and Leakage Reduction
author_facet Iqbal, Rashid
author_sort Iqbal, Rashid
title Low Power Gain Cell Arrays: Voltage Scaling and Leakage Reduction
title_short Low Power Gain Cell Arrays: Voltage Scaling and Leakage Reduction
title_full Low Power Gain Cell Arrays: Voltage Scaling and Leakage Reduction
title_fullStr Low Power Gain Cell Arrays: Voltage Scaling and Leakage Reduction
title_full_unstemmed Low Power Gain Cell Arrays: Voltage Scaling and Leakage Reduction
title_sort low power gain cell arrays: voltage scaling and leakage reduction
publisher Linköpings universitet, Elektroniksystem
publishDate 2012
url http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-73970
work_keys_str_mv AT iqbalrashid lowpowergaincellarraysvoltagescalingandleakagereduction
_version_ 1716530866348359680