Thermal Issues in Testing of Advanced Systems on Chip
Many cutting-edge computer and electronic products are powered by advanced Systems-on-Chip (SoC). Advanced SoCs encompass superb performance together with large number of functions. This is achieved by efficient integration of huge number of transistors. Such very large scale integration is enabled...
Main Author: | Aghaee Ghaleshahi, Nima |
---|---|
Format: | Doctoral Thesis |
Language: | English |
Published: |
Linköpings universitet, Institutionen för datavetenskap
2015
|
Subjects: | |
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-120798 http://nbn-resolving.de/urn:isbn:978-91-7685-949-0 (print) |
Similar Items
-
ILP Based Power-Aware Test Time Reduction Using On-Chip Clocking in NoC Based SoC
by: Harikrishna Parmar, et al.
Published: (2019-06-01) -
A logic built-in self-test architecture that reuses manufacturing compressed scan test patterns
by: José Costa Alves, Diogo
Published: (2014) -
Reuse-based test planning for core-based systems-on-chip
by: Cota, Erika Fernandes
Published: (2007) -
Reuse-based test planning for core-based systems-on-chip
by: Cota, Erika Fernandes
Published: (2007) -
Reuse-based test planning for core-based systems-on-chip
by: Cota, Erika Fernandes
Published: (2007)