Time-driven test methodologies for embedded srams
According to International Technology Roadmap for Semiconductor 2003 (ITRS'03), by 2013 over 90% o f the total System-on-a-Chip (SoC) area will be occupied by memories, e.g., SRAMs. The increasingly dense embedded SRAMs (e-SRAMs) are more prone to manufacturing defects and field reliability...
Main Author: | Wang, Baosheng |
---|---|
Language: | English |
Published: |
2009
|
Online Access: | http://hdl.handle.net/2429/17145 |
Similar Items
-
Low-Power Built-in Self-Test Techniques for Embedded SRAMs
by: Chia-Hsiu Liu, et al.
Published: (2007) -
Development of a test methodology for FinFET-Based SRAMs
by: Medeiros, Guilherme Cardoso
Published: (2017) -
Test methodology and fault modeling for low-power advanced SRAM
by: Lin, Chen-Wei, et al.
Published: (2013) -
High-Level Current Modeling for Embedded SRAM
by: Hsin-ying Liao, et al.
Published: (2008) -
The design methodology of CMOS SRAM system
by: CAI, JIAN-HONG, et al.
Published: (1989)