Investigation on the Interface Treatments for In0.7Ga0.3As NMOS Capacitors and Gate-All-Around Junctionless Field Effect Transistors
碩士 === 國立交通大學 === 電子物理系所 === 108 === For the development of semiconductor industry, the transistors dimension has scaled down to the physical limit. Thus, high electron mobility material, InGaAs, has been widely studied. Nevertheless, the interface quality of InGaAs is a bottleneck for high perfor...
Main Authors: | Huang, Yi-Chin, 黃怡瑾 |
---|---|
Other Authors: | Chao, Tien-Sheng |
Format: | Others |
Language: | en_US |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/7925rw |
Similar Items
-
Vertically Stacked Nanosheet Junctionless With Gate All Around Field-Effect-Transistors
by: Peng, Kang-Hui, et al.
Published: (2018) -
Fabrication and Temperature Dependence of Characteristics of Al0.3Ga0.7As/GaAs Heterojunction Bipolar Transistor
by: Jiann-Ling Wang, et al.
Published: (2000) -
Characteristics of Gate-All-Around Junctionless Polysilicon Nanowire Transistors With Twin 20-nm Gates
by: Tung-Yu Liu, et al.
Published: (2015-01-01) -
Fabrication and RTN Characteristics of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
by: Yang, Chen-Chen, et al.
Published: (2016) -
Investigation on Vertically Stacked Gate-All-Around Nanosheet Poly-Si Junctionless CMOS Transistors
by: Chang, Chih-Yao, et al.
Published: (2018)