Timing Driven Partition on Multi-FPGA System with Predictive TDM Estimation
碩士 === 國立交通大學 === 電子研究所 === 108 === Multi-FPGA system is a popular approach to achieve hardware acceleration with the scalability to accommodate large designs. The problem on design partition to improve emulator performance is a non-trivial problem due to the connectivity constraint between FPGAs an...
Main Authors: | Liou, Shin-Hong, 劉信宏 |
---|---|
Other Authors: | Chen, Hung-Ming |
Format: | Others |
Language: | en_US |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/ktd6c5 |
Similar Items
-
Performance-Driven Simultaneous Partitioning and Routing onMulti-FPGA Systems
by: Jun-Jie Wang, et al.
Published: (2019) -
performance driven FPGA partitioning with complex resources
by: Yu-Shan Hung, et al.
Published: (2001) -
FPGA Partitioning
by: Jie-Jian Huang, et al.
Published: (1995) -
FPGA Partitioning
by: Huang, Jie, et al. -
Multi-FPGA Partitioning Using Simulated Annealing
by: CHEN, TAO
Published: (2004)