Timing Driven Partition on Multi-FPGA System with Predictive TDM Estimation
碩士 === 國立交通大學 === 電子研究所 === 108 === Multi-FPGA system is a popular approach to achieve hardware acceleration with the scalability to accommodate large designs. The problem on design partition to improve emulator performance is a non-trivial problem due to the connectivity constraint between FPGAs an...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/ktd6c5 |