Design and Implementation of Ethernet Packet Transformation and Transmission Interface ASIC using UDP and Hi-Speed USB Interface
碩士 === 國立臺北科技大學 === 電機工程系 === 107 === This thesis proposes a system of chip to complete the packet transformation and transmission between ethernet and USB 2.0 interface. The ethernet packet adopts the IEEE 802.3 standard frame format, where the packet is built on the GMII protocol for Gigabit Ether...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2019
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/cgnve5 |