Simulation of gate overlap/underlap and source doping gradient of nanowire Tunnel Field-Effect Transistors
碩士 === 國立東華大學 === 電機工程學系 === 107 === In this paper ,we simulate Simulation of gate overlap/underlap and source doping gradient of nanowire Tunnel Field-Effect Transistors. First, we simulate different gate-source overlap/underlap structures in a fixed source concentration gradient and observe their...
Main Authors: | Ching-Ping Cheng, 鄭建平 |
---|---|
Other Authors: | Keng-Ming Liu |
Format: | Others |
Language: | zh-TW |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/33a256 |
Similar Items
-
Ge Source Tunnel Field-Effect Transistors with Gate Overlap Structures
by: Huang, Jia Jie (a) Tun Kyaw, et al.
Published: (2015) -
Suppression of Carrier Recombination Effect on the Polycrystalline-Silicon Tunnel Thin-Film Transistor with Gate-Drain Underlapping by the NH3 Plasma Passivation Method
by: Chih-Cheng Fang, et al.
Published: (2018) -
Bandgap modulated phosphorene based gate drain underlap double-gate TFET
by: Md. Abdullah-Al-Kaiser, et al.
Published: (2018-09-01) -
Investigation on the Hump Behavior of Gate-Normal Nanowire Tunnel Field-Effect Transistors (NWTFETs)
by: Min Woo Kang, et al.
Published: (2020-12-01) -
The High Performance Poly-Si Thin Film Transistors with Gate-Overlapped Lightly Doped Drain and Raised Source/Drain Design
by: Chien-Ming Chen, et al.
Published: (2014)