Warpage Simulation Analysis for Fan-out Panel Level Packaging Process
碩士 === 國防大學理工學院 === 機械工程碩士班 === 107 === Fan-out panel-level packaging (FOPLP) technology is known as next-generation fan-out technology because of its high throughput and thin package. However, warpage may occur in the FOPLP process, which causes subsequent yield and reliability problems. Therefore,...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/8g32d7 |
id |
ndltd-TW-107CCIT0489006 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-107CCIT04890062019-11-13T05:22:21Z http://ndltd.ncl.edu.tw/handle/8g32d7 Warpage Simulation Analysis for Fan-out Panel Level Packaging Process 玻璃面板級扇出型封裝在製程溫度變化下的翹曲模擬分析 LO, WEI-CHEN 羅韋晨 碩士 國防大學理工學院 機械工程碩士班 107 Fan-out panel-level packaging (FOPLP) technology is known as next-generation fan-out technology because of its high throughput and thin package. However, warpage may occur in the FOPLP process, which causes subsequent yield and reliability problems. Therefore, this thesis adopts finite element software to simulate the warpage generated by FOPLP in each stage process and discusses the influence of FOPLP packaging materials and structural parameters. The aim of this thesis is to determine the appropriate FOPLP geometry design and material parameters for improving the process warpage. For this purpose, the study used ANSYS 17.2 element birth and death techniques to simulate all FOPLP processes for obtaining the warpage values of each process stage. The Taguchi method is applied by using L12 and L8 orthogonal array experiments with an optimal parameter combination to identify important factors. The results of single factor analysis indicate that the warpage can be reduced by decreasing the Young’s modulus of the carrier, Polyimide (PI) Young’s modulus and the PI coefficient of thermal expansion (CTE), and increasing the carrier CTE, Young’s modulus of the epoxy molding compound (EMC), CTE of EMC, die occupancy ratio, and EMC thickness. Furthermore placing small Si blocks around the die can reduce the warpage value by 17% during carrier debonding. According to the experimental optimization results, the optimum factor can reduce the warpage value by 90% for carrier debonding and 98% for molding. Determining the best factor can effectively reduce the warpage in the process. Moreover, Taguchi analysis indicates that the Young’s modulus of EMC and EMC thickness are the most influential parameters for warpage during the carrier debonding process. The carrier CTE and Young’s modulus of the carrier have the most obvious influence on warpage during the EMC molding process. LWO, BEN-JE 羅本喆 2019 學位論文 ; thesis 68 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國防大學理工學院 === 機械工程碩士班 === 107 === Fan-out panel-level packaging (FOPLP) technology is known as next-generation fan-out technology because of its high throughput and thin package. However, warpage may occur in the FOPLP process, which causes subsequent yield and reliability problems. Therefore, this thesis adopts finite element software to simulate the warpage generated by FOPLP in each stage process and discusses the influence of FOPLP packaging materials and structural parameters. The aim of this thesis is to determine the appropriate FOPLP geometry design and material parameters for improving the process warpage. For this purpose, the study used ANSYS 17.2 element birth and death techniques to simulate all FOPLP processes for obtaining the warpage values of each process stage. The Taguchi method is applied by using L12 and L8 orthogonal array experiments with an optimal parameter combination to identify important factors.
The results of single factor analysis indicate that the warpage can be reduced by decreasing the Young’s modulus of the carrier, Polyimide (PI) Young’s modulus and the PI coefficient of thermal expansion (CTE), and increasing the carrier CTE, Young’s modulus of the epoxy molding compound (EMC), CTE of EMC, die occupancy ratio, and EMC thickness. Furthermore placing small Si blocks around the die can reduce the warpage value by 17% during carrier debonding. According to the experimental optimization results, the optimum factor can reduce the warpage value by 90% for carrier debonding and 98% for molding. Determining the best factor can effectively reduce the warpage in the process. Moreover, Taguchi analysis indicates that the Young’s modulus of EMC and EMC thickness are the most influential parameters for warpage during the carrier debonding process. The carrier CTE and Young’s modulus of the carrier have the most obvious influence on warpage during the EMC molding process.
|
author2 |
LWO, BEN-JE |
author_facet |
LWO, BEN-JE LO, WEI-CHEN 羅韋晨 |
author |
LO, WEI-CHEN 羅韋晨 |
spellingShingle |
LO, WEI-CHEN 羅韋晨 Warpage Simulation Analysis for Fan-out Panel Level Packaging Process |
author_sort |
LO, WEI-CHEN |
title |
Warpage Simulation Analysis for Fan-out Panel Level Packaging Process |
title_short |
Warpage Simulation Analysis for Fan-out Panel Level Packaging Process |
title_full |
Warpage Simulation Analysis for Fan-out Panel Level Packaging Process |
title_fullStr |
Warpage Simulation Analysis for Fan-out Panel Level Packaging Process |
title_full_unstemmed |
Warpage Simulation Analysis for Fan-out Panel Level Packaging Process |
title_sort |
warpage simulation analysis for fan-out panel level packaging process |
publishDate |
2019 |
url |
http://ndltd.ncl.edu.tw/handle/8g32d7 |
work_keys_str_mv |
AT loweichen warpagesimulationanalysisforfanoutpanellevelpackagingprocess AT luówéichén warpagesimulationanalysisforfanoutpanellevelpackagingprocess AT loweichen bōlímiànbǎnjíshànchūxíngfēngzhuāngzàizhìchéngwēndùbiànhuàxiàdeqiàoqūmónǐfēnxī AT luówéichén bōlímiànbǎnjíshànchūxíngfēngzhuāngzàizhìchéngwēndùbiànhuàxiàdeqiàoqūmónǐfēnxī |
_version_ |
1719289790948442112 |