High-Efficiency Test Compression Technology and On-Chip Self-Test Methodology with All Deterministic Compressed Test Patterns Recorded in Low Power Scan Chains
碩士 === 國立成功大學 === 電腦與通信工程研究所 === 106
Main Authors: | Bo-RenChen, 陳柏任 |
---|---|
Other Authors: | Kuen-Jong Lee |
Format: | Others |
Language: | en_US |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/tnk8rp |
Similar Items
-
Cascaded Multicasting Scan Chain Ordering for Test Data Compression
by: Chia - Cheng Tseng, et al. -
A Technique for Test Compression and Scan Chain Diagnosis Improvement
by: Chien-Liang Chen, et al.
Published: (2010) -
Low power scan testing and test data compression
by: Lee, Jinkyu
Published: (2008) -
Scan Test Pattern Generation Considering Test Power, Compressibility, and IR-Drop Effects
by: Meng-Fan Wu, et al.
Published: (2010) -
Test Data Compression Using Scan Chain Compaction and Broadcasting Scheme
by: Sung-Wei Cheng, et al.
Published: (2009)