A Trellis Min-Max Layered Non-Binary LDPC Decoder Architecture Using Compressed Storage
碩士 === 國立清華大學 === 電機工程學系所 === 105 === abstract hide
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2017
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/sjgebx |