45nm High-k / Metal Gate process pilot-run procedure improvement

45nm High-k / Metal Gate process pilot-run procedure improvement

碩士 === 國立成功大學 === 電機工程學系碩士在職專班 === 105

Bibliographic Details
Main Authors:	Chou-ChiehChen, 陳周傑
Other Authors:	Hong-Tzer Yang
Format:	Others
Language:	zh-TW
Published:	2017
Online Access:	http://ndltd.ncl.edu.tw/handle/6q57x5

Similar Items

Gate-Stack Engineering to Improve the Performance of 28 nm Low-Power High-K/Metal-Gate Device
by: Jeewon Park, et al.
Published: (2021-07-01)

ESD Protection Design in 28nm High-K / Metal Gate Process
by: Chang, Pin-Hsin, et al.
Published: (2014)

Noise Analysis on 28 nm High-k/Metal-Gate nMOSFETs
by: Chiu, Hsu-Feng, et al.
Published: (2013)

Floating Field Plate HV-MOSFET by 28nm High-k Metal Gate Process
by: Wang, Jhih-Ming, et al.
Published: (2013)

Intermodulation Linearity in High-k/Metal Gate 28 nm RF CMOS Transistors
by: Zhen Li, et al.
Published: (2015-09-01)

Schottky Barrier Source/Drain MOSFET Using Platinum Silicide With High-K Gate Dielectric and Metal-Gate Electrode
by: Ku, Teng-Chieh, et al.
Published: (2012)

28nm High-k Metal Gate 4kb SRAM-Based FIFO with Ripple Bit-Line
by: 劉皓軒
Published: (2016)

28nm High-k Metal-Gate 256kb Near-/Sub-threshold 6T SRAM Design
by: Li, Kuang-Yu, et al.
Published: (2015)

0.4V Configurable Near-Threshold TCAM Design in 28nm High-k Metal-Gate CMOS Process
by: Chan, Yun-Sheng, et al.
Published: (2016)

Simulation of 20nm N-type SOI multiple-gate MOSFET gate leakage
by: Xin-Jie Huang, et al.
Published: (2012)

Positive Bias Temperature Instability(PBTI) Analysis and Simulation in 22 nm High-k Metal Gate nMOSFETs
by: Wang, Chih-Yu, et al.
Published: (2011)

Analyse des différentes stratégies de procédés de gravure de grille métal – high k pour les noeuds technologiques 45 nm et 32 nm
by: Luere, Olivier
Published: (2009)

A study of post CMP cleaning beyond 45nm Cu-Low K interconnection process.
by: Chin-Chan Yu, et al.
Published: (2009)

Effects of Random Interface Traps and Trapping/De-Trapping on Electrical Characteristics of 16 nm High-k/Metal Gate MOSFETs
by: Yiu, Chun-Yen, et al.
Published: (2011)

A Study of Trap-Assisted Tunneling Gate Current in PMOSFET's with Sub-3nm Gate Oxide
by: Cheng-Jye Liu, et al.
Published: (1999)

Compact gate capacitance and gate current modeling of ultra-thin (EOT ~ 1 nm and below) SiO₂ and high-k gate dielectrics
by: Li, Fei, 1972-
Published: (2008)

45-nm Radiation Hardened Cache Design
Published: (2012)

A Self-Aligned Nitride Based Logic Nonvolatile OTP Cell in 28nm High-k Metal Gate CMOS Technology
by: Sung, Yuh-Te, et al.
Published: (2014)

Dual-Metal Gated-PN Type TFET for Improving SS and Leakage Current
by: Chun-Shuo Chou, et al.
Published: (2019)

A 45 nm Stacked CMOS Image Sensor Process Technology for Submicron Pixel
by: Seiji Takahashi, et al.
Published: (2017-12-01)

Integration of Metal Gate Electrode and High-K Gate dielectric for Improved SRAM Unit Cell Stability
by: Yang, Chang-Ta, et al.
Published: (2010)

Random-Metal-Gate-Work-Function-Induced Electrical Characteristic Fluctuation in 16-nm-Gate CMOS Devices and Circuits
by: Han, Ming-Hung, et al.
Published: (2010)

A low power and soft error resilience guard‐gated Quartro‐based flip‐flop in 45 nm CMOS technology
by: Sabavat Satheesh Kumar, et al.
Published: (2021-09-01)

Using High-K Dielectric/Metal Gate with theChemical Oxide Integration Scheme to AchieveHigh Performance 20-nm n/pMOS Devices
by: Ying-TsungChen, et al.
Published: (2014)

MODELING OF THE NON-METALLIC PARTICLES MOVING AND THEIR RUN LENGTH IN GATING SYSTEMS
by: A. N. Chichko, et al.
Published: (2007-02-01)

Impact of 14/28nm FDSOI high-k metal gate stack processes on reliability and electrostatic control through combined electrical and physicochemical characterization techniques
by: Kumar, Pushpendra
Published: (2018)

Comparative Analysis of Simulation of Trap Induced Threshold Voltage Fluctuations for 45 nm Gate Length n-MOSFET and Analytical Model Predictions
Published: (2011)

Optical proximity correction rules for 45 nm node
by: Yungwen Kuo, et al.
Published: (2007)

RF power potential of 45 nm CMOS technology
by: Gogineni, Usha, et al.
Published: (2010)

Process Variation Effect, Metal-Gate Work-Function Fluctuation and Random Dopant Fluctuation of 10-nm Gate-All-Around Nanowire MOSFET Devices
by: Chang, Han Tung, et al.
Published: (2015)

Analysis of Capacitance Behavior in 100 nm SOI CMOS VLSI Devices with High-K Gate Dielectrics
by: Yu-Sheng Lin, et al.
Published: (2005)

DC Characteristic Fluctuation of 16-nm-Gate HKMG Bulk FinFET Devices Induced by Random Position of Discrete Dopant and Random Grain of Metal Gate
by: Chen, Yu-Yu, et al.
Published: (2013)

Process development, characterization, transient relaxation, and reliability study of HfO₂ and HfSi(x)O(y) gate oxide for 45nm technology and beyond
by: Akbar, Mohammad Shahariar
Published: (2008)

Radiation Response in MOS Devices with High-K Gate Oxides and Metal Gates
by: Dasgupta, Aritra
Published: (2011)

Integration of Metal Gate and High-k Gate Dielectric for Advanced MOS Devices
by: Hsin-Chun Chang, et al.
Published: (2006)

Deposition and Annealing Processes of Gate Stacks on 16 nm FinFETs
by: Lin, Chih-Ju, et al.
Published: (2017)

Characteristics investigation on 4.5kV IGBT with partially narrow mesa and split-gate
by: Zhai Xuebing, et al.
Published: (2021-01-01)

A study on optimal spraying process for the selective absorbing film of solar collector
by: Yung-ChiehChen, et al.
Published: (2012)

Simulation of 50-nm Gate Graphene Nanoribbon Transistors
by: Cedric Nanmeni Bondja, et al.
Published: (2016-01-01)

STED Direct Laser Writing of 45 nm Width Nanowire
by: Xiaolong He, et al.
Published: (2019-10-01)

Cannot write session to /tmp/vufind_sessions/sess_qkeg4n55badhg3gk8vmmlb6009