Design, Simulation and Analysis of Depletion-mode Power MOSFET
碩士 === 國立中央大學 === 電機工程學系 === 104 === This research demonstrated the design, analysis, simulation, and characterization of a depletion-mode Power MOSFET with the rated breakdown voltage of 150 V and threshold voltage of -5 V. Impacts of different process conditions on both breakdown voltages and thre...
Main Authors: | Wei-Shao Liu, 劉為劭 |
---|---|
Other Authors: | Yue-Ming Hsin |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/60785853034112960245 |
Similar Items
-
Modeling of Partially Depleted SOI MOSFET's
by: 張正憲
Published: (2001) -
Optimal design of channel doping for fully depleted SOI MOSFETs
by: Ouma, Dennis Okumu
Published: (2007) -
Design, Process Simulation, Characteristic Analysis and Measurement of Power MOSFETs
by: Dong-Peng, Jhan, et al.
Published: (2015) -
Compact modelling of partially depleted silicon-on-insulator MOSFETs for analogue circuit simulation
by: Lee, Michael Siu Lun
Published: (1997) -
Study on Simulation of Power MOSFET
by: Huang Chuan-Yung, et al.
Published: (2000)