On-Chip All-Digital Low-Power High Resolution Jitter Measurement Circuit with High Variation-Tolerant Working on 1GHz to 3GHz
碩士 === 國立中正大學 === 電機工程研究所 === 104 === System on chip has been a major development of the VLSI circuit. When many different circuits into a chip, the timing between circuits and circuits must be controlled accurately. PLL circuit is used to generate the source clock in the SoC system. If the clock ji...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2016
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/61973217222778364682 |