Investigation of Low-Temperature Wafer Bonding and Its Applications for 3D Integration
博士 === 國立交通大學 === 電子工程學系 電子研究所 === 103 === In this thesis, novel schemes using low-temperature wafer bonding technology for memory stacking and CMOS imager sensor (CIS) module applications are developed and investigated. One is low-temperature micro-bump and adhesive hybrid wafer bonding with fine...
Main Authors: | Ko, Cheng-Ta, 柯正達 |
---|---|
Other Authors: | Chen, Kuan-Neng |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/71917281298790432507 |
Similar Items
-
Investigation of Single Side Heated Chip-to-Wafer Bonding and Low Temperature Asymmetry Hybrid Bonding for 3D Heterogeneous Integration Applications
by: Chang, Ching-Yun, et al.
Published: (2016) -
High-κ Al2O3 material in low temperature wafer-level bonding for 3D integration application
by: J. Fan, et al.
Published: (2014-02-01) -
A study on the structures and properties of low temperature wafer bonding
by: Ying-Hung Cheng, et al.
Published: (2012) -
Study of Low Temperature Wafer Bonding and its Application to Vertically Coupled Optical Microcavities
by: Lee-Yen Wang, et al.
Published: (2014) -
Plasma assisted low temperature semiconductor wafer bonding
by: Pasquariello, Donato
Published: (2001)