Improving Property Directed Reachability Techniques for Sequential Equivalence Checking under Retiming and Resynthesis
碩士 === 國立臺灣大學 === 電子工程學研究所 === 102 === Sequential equivalence checking is an important practical problem. Previously, sequential equivalence checking problems are either treated as general property checking problems or solved by finding an inductive set of internal equivalent signals. However, diffi...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2014
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/62338181455083818553 |