Design and Analysis of Digit-Serial and Parallel Logarithmic Processors
碩士 === 國立屏東商業技術學院 === 資訊工程系(所) === 102 === In this thesis, logarithmic number system (LNS)-based processors are proposed. Our proposed processors can perform 7 different kinds of operations that are implemented using digit-serial and parallel mode to make comparisons and to find a suitable architect...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2014
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/v7ut9w |