Design of Timing-Error-Tolerant VLSI Circuits for RSA Encryption and Decryption
碩士 === 國立東華大學 === 電機工程學系 === 102 === As the feature size of chips shrinks with semiconductor technology advancing, the size of transistors and their operating voltage keep decreasing. One of the major problems with advanced semiconductor technology is timing errors caused by process variation and de...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Published: |
2014
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/p868td |