A Study on Array Transient Voltage Suppressor Circuit Simulation and Fabrication
碩士 === 國立成功大學 === 電機工程學系 === 102 === The research topic of this thesis is about the Transient Voltage Suppressor Array (TVS). A simulation based on the MicroSim PSpice software to analysis the changes of Electro Static Discharge (ESD) voltage will be carried out. The simulation method is defined by...
Main Authors: | Chih-NengLin, 林智能 |
---|---|
Other Authors: | Jiann-Fuh Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/29632462547211579938 |
Similar Items
-
A Study on Array Transient VoltageSuppressor Simulation and Fabrication
by: Dai-YingLin, et al.
Published: (2014) -
A Study on Transient Voltage Suppressor Simulation and Fabrication
by: Chieh-ChengChi, et al.
Published: (2012) -
Simulation and Fabrication of Low Capacitance Lateral Transient Voltage Suppressor
by: Chin-HunChung, et al.
Published: (2014) -
The Study of Low Voltage and Low Capacitance Transient Voltage Suppressor
by: Dai, Sheng-Huei, et al.
Published: (2010) -
Reduction of Forward Voltage of High Power Transient Voltage Suppressor
by: Chiang, Ming-Tai, et al.
Published: (2015)