The Design and Verification of a 32-bit Multithreading CPU Architecture
碩士 === 國立臺灣科技大學 === 電子工程系 === 101 === In this thesis, an ARMv4T instruction set architecture compatible microprocessor IP (Intellectual Property), HT-ARM9TM, is proposed. In order to improve the performance of the Proto3-ARM9TM processor, we focus on the subject of multithreading. To follow the arch...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2013
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/26146814138480014971 |