Standard-cell-like Via-configurable Structured ASIC for Mask Cost Reduction
博士 === 元智大學 === 資訊工程學系 === 100 === As process technology moves to more advanced nodes, forming regular layouts on some critical layers becomes indispensable to mask tooling cost reduction and high-yield manufacturing of integrated circuits. Design technologies employ pre-fabricated/predefined regula...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Online Access: | http://ndltd.ncl.edu.tw/handle/54092264999732205692 |