A Dead-lock Free Torus Network on Chip Router Design with Asynchronous Implementation
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 100 === In recent years, NOC (Network on Chip) becomes a famous topic. For reduce the design complexity and increase the reuse ability of the PEs (processing elements). NOC (Network on Chip) has been proposed to support the integration of multiple PEs (processing ele...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2011
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/23785185829105821002 |