Optimization Algorithm Applied to Zero Skew Clock Tree Implementation
碩士 === 淡江大學 === 電機工程學系碩士班 === 99 === In this paper in the system on chip design, we propose a method to determine a nonlinear branch connection location in the timing pulse wiring design that is 1) based on Fitted Elmore Delay model and it then combines 2) the evolution characteristics of the Partic...
Main Authors: | Chih-Chung Lin, 林志忠 |
---|---|
Other Authors: | 李揚漢 |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/22584086746554152375 |
Similar Items
-
Zero Skew Clock Tree Synthesis
by: Yen-Ren Zhao, et al.
Published: (2005) -
Implementation Of A Zero Skew Clock Tree Routing System
by: Tai-Ling Chen, et al.
Published: (2001) -
Zero Skew Gated Clock Tree Design
by: Yuan-Kai Ho, et al.
Published: (2008) -
Low Power and Zero Skew Clock Tree Design
by: Jian-Yung Jou, et al.
Published: (2004) -
Non-zero Skew Clock Tree Design Automation System
by: Yu-Hui Lin, et al.
Published: (2003)