Reliability Study of High Resistive N-drift Region LDMOS Device
碩士 === 亞洲大學 === 資訊工程學系碩士班 === 99 === This article provides a method to significantly improve breakdown voltage and specific on-resistance in high resistivity drift region LDMOS by using PBL doping under the source terminal and the gate extended field plate technologies. The insertion of PBL aims at...
Main Authors: | Min-Chin Tsai, 蔡旻縉 |
---|---|
Other Authors: | Gene Sheu |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/31097075047540701204 |
Similar Items
-
Effects of Drift-Region design on the Reliability of 800V LDMOS
by: Vivek Ningaraju, et al.
Published: (2014) -
Effects of Device Dimension on Characteristics and Reliability of N-LDMOS Transistors
by: Ya-ShengFeng, et al.
Published: (2013) -
Research on ESD Protection of Ultra-High Voltage nLDMOS Devices by Super-Junction Engineering in the Drain-Side Drift Region
by: Tien-Yu Lan, et al.
Published: (2021-01-01) -
Characterization, Modeling and Reliability of LDMOS Power Devices
by: Chao Chi Lee, et al.
Published: (2003) -
Gate Engineering in SOI LDMOS for Device Reliability
by: Aanand, et al.
Published: (2016-01-01)