Compact Test Pattern Selection for Small Delay Defect
碩士 === 國立臺灣大學 === 電子工程學研究所 === 99 === Testing for small delay defect (SDD) is necessary for ensuring product quality in modern nanometer technologies. Existing commercial tools such as transition fault Automatic Test Pattern Generation (ATPG) tools and timing-aware ATPG tools are either inefficient...
Main Authors: | Chia-Yuan Chang, 張家源 |
---|---|
Other Authors: | Chien-Mo Li |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/91803745070286953546 |
Similar Items
-
Fault Simulation and Test Pattern Selectionfor Small Delay Defects Using GPU
by: Sheng-Chang Hsu, et al.
Published: (2013) -
Pseudofunctional Delay Tests For High Quality Small Delay Defect Testing
by: Lahiri, Shayak
Published: (2012) -
Compaction mechanism to reduce test pattern counts and segmented delay fault testing for path delay faults
by: Jha, Sharada
Published: (2013) -
Optimizing Test Pattern Generation Using Top-Off ATPG Methodology for Stuck–AT, Transition and Small Delay Defect Faults
by: Gill, Arjun
Published: (2013) -
Automatic Test Pattern Generation for Delay Defects Using Timed Characteristic Functions
by: Shin-Yann Ho, et al.
Published: (2014)