White Space Distribution and Thermal-Aware 3D IC Placement
碩士 === 國立交通大學 === 電子研究所 === 99 === The 3D IC technologies can improve circuit performance and reduce wirelength. However, its thermal problems have become more serious. In this thesis, we propose a thermal aware 3D IC placement by using 3D partition to reduce the number of through-silicon via and to...
Main Authors: | Hsiao, Chia-Hui, 蕭佳蕙 |
---|---|
Other Authors: | Chen, Hung-Ming |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/20717950360207806785 |
Similar Items
-
TNAPL: TSV Noise-Aware Placement for 3-D ICs
by: Chen, Chun, et al.
Published: (2014) -
NaDaP:TSV Noise-Aware &; Density-Aware Placement for 3-D ICs
by: Pan, Kuan-Te, et al.
Published: (2015) -
Thermal-Aware Placement for 3D FPGAs
by: Hsu, Mi-yu, et al.
Published: (2010) -
Thermal-Aware 3D IC Clock Tree Construction
by: Yi-Ming Wu, et al.
Published: (2010) -
A Survey on Thermal-Aware Management in 3D ICs
by: Ebrima Njie, et al.
Published: (2014)