Lead Free Bump Assembly Material and Structure Study for 40 nm Wafer Technology
碩士 === 國立中山大學 === 機械與機電工程學系研究所 === 98 === Solder bump is used to connect organic substrate with chip to form Flip Chip package. Comparing to wire bond package, the path is reduced so the electrical performance is much better. Due to the environmental concern, eutectic bump is replaced by lead-free...
Main Authors: | Tai-sheng Wang, 王泰盛 |
---|---|
Other Authors: | Young,Tai-Fa |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/94066162279246754576 |
Similar Items
-
Stress Analysis of Lead-Free Solders with Under Bump Metallurgy for Wafer Level Chip Scale Package
by: Cheng-Chung Liu, et al.
Published: (2003) -
The traceability study of wafer bumping
by: Chung-Hsiung Ho, et al.
Published: (2009) -
An Improvement Study on Wafer Backside Lamination Bump Damage
by: Chin-Tai Wu, et al.
Published: (2014) -
Shearing Behavior of Lead Free Solder Bumps
by: Chien-Hung Lin, et al.
Published: (2007) -
Mechanical Analysis of Solder Bump on Wafer Testing
by: Hau-Jie Shiu, et al.