Design of Elastic Pipelines for Tolerating Timing Errors
碩士 === 國立東華大學 === 電子工程研究所 === 98 === With the rapid and sophisticated development of semiconductor manufacturing, designing chips has become increasingly challenging. Chip designers are now faced with much more complicated nanometer-based circuits with not only finer manufacturing process but also h...
Main Authors: | Shao-Hsien Lin, 林紹賢 |
---|---|
Other Authors: | Hsin-Chou Chi |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/58904495525831106190 |
Similar Items
-
Design of Pipelined VLSI Circuits for Tolerating Timing Errors
by: Yi-Kai Wang, et al.
Published: (2008) -
Design of Pipelined Circuits for Tolerating Multiple Timing Errors
by: Min-Sheng Gu, et al.
Published: (2009) -
An Error-Tolerant Dynamic Voltage Scaling Method for Low-Power Pipeline Circuit Design
by: Han, Qiang
Published: (2012) -
VLSI Design of a Timing-Error-Tolerant Microprocessor
by: Guan-Lin Peng, et al.
Published: (2016) -
Design of Systolic Arrays for Tolerating Timing Errors
by: Chia-Sheng Chen, et al.
Published: (2010)