Design and Simulation of Schottky Barrier Flash Memory
碩士 === 元智大學 === 電機工程學系 === 97 === The standard floating gate Flash cells is the mainstream nonvolatile semiconductor memory. The challenges to future scaling are imposed by the non-scalable tunneling oxide and high voltage to provide sufficient drain-side hot electron injections. This study uses two...
Main Authors: | Yan-Xiang Luo, 羅彥翔 |
---|---|
Other Authors: | 施君興 |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/97333038717092396795 |
Similar Items
-
Intrinsic and Dopant-Segregated Schottky Barrier Charge-Trapping Flash Memories
by: Luo, Yan Xiang, et al.
Published: (2015) -
Design and Simulation of Double-Gate Schottky Barrier Charge-Trapping Flash Memories
by: Hung-Jin Teng, et al.
Published: (2017) -
Schottky Barrier Silicon Nanowire SONOS Flash Memory
by: Chang, Wei, et al.
Published: (2011) -
Schottky Barrier Multibit Charge-Trapping Flash Memory
by: Liang, Ji-Ting, et al.
Published: (2011) -
Fabrication and Analysis of Nanowire Schottky Barrier Charge Trapping Flash Memory
by: Chen, Tin An, et al.
Published: (2015)