0.5V MTCMOS Technique TSPC Dynamic Logic Circuit using for a Multiplier Design
碩士 === 國立臺灣大學 === 電子工程學研究所 === 97 === This thesis reports BP-DTMOS/MTCMOS technology used in the full adder and the multiplier for optimization of power consumption and speed performance. First， evolution trends of CMOS technique and the low voltage operation requirement of VLSI circuit are describe...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2009
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/24800048978462663543 |