Process Study of High-k Gate Stack Dielectrics and Interfacial layer for MOS Devices
碩士 === 國立清華大學 === 工程與系統科學系 === 97 ===
Main Authors: | Wu, Dong-Yi, 吳東益 |
---|---|
Other Authors: | Chang-Liao, Kuei-Shu |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/15838352185363723747 |
Similar Items
-
Process Study of Higher-k Gate Stack Dielectrics and Interfacial layer for MOS Devices
by: Chang, Yu-An, et al.
Published: (2010) -
Process Study of Higher-k Gate Dielectric Stacks and Interfacial layer for MOS Devices
by: Hsu, Ya-Yin, et al.
Published: (2011) -
Electrical characteristic enhancement of MOS device with gate stack dielectrics and interfacial layer engineering
by: Huei-Chi Chung, et al.
Published: (2007) -
Process Study of High-k Gate Stack Dielectrics and Interfacial Chemical Oxide for MOS Devices with Si and SiGe Channel
by: Yi-Wen Wang, et al.
Published: (2008) -
Study of Crystalline High-K Materials Combined with Rare-Earth Oxide Interfacial Layer as the Gate Stack for MOS Devices
by: Lyu, Rong-Jhe, et al.
Published: (2011)