Design and Analysis of Phase-Locked-Loop-Based Frequency Synthesizer

碩士 === 朝陽科技大學 === 資訊工程系碩士班 === 97 === ABSTRACT In this thesis we design a frequency synthesizer based on phase-locked- loop. The PLLs are important components widely used in the electronic and communication circuits. They are used to solve the clock skew and frequency synthesis problems of ICs in a...

Full description

Bibliographic Details
Main Authors: Yen-hung Chen, 陳燕虹
Other Authors: Yuen-Haw Chang
Format: Others
Language:zh-TW
Published: 2009
Online Access:http://ndltd.ncl.edu.tw/handle/85399902295213114533

Similar Items