Design and Analysis of Phase-Locked-Loop-Based Frequency Synthesizer
碩士 === 朝陽科技大學 === 資訊工程系碩士班 === 97 === ABSTRACT In this thesis we design a frequency synthesizer based on phase-locked- loop. The PLLs are important components widely used in the electronic and communication circuits. They are used to solve the clock skew and frequency synthesis problems of ICs in a...
Main Authors: | Yen-hung Chen, 陳燕虹 |
---|---|
Other Authors: | Yuen-Haw Chang |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/85399902295213114533 |
Similar Items
-
Phase Locked Loop Based Frequency Synthesizer Study
by: Shih-Hsuan Chen, et al.
Published: (2003) -
DESIGN OF THE PHASE-LOCKED LOOP FREQUENCY SYNTHESIZER FOR 802.11a
by: Chia-Che Wu, et al.
Published: (2012) -
Design and Implementation of Phase-Locked Loop and Frequency Synthesizer for X-band Applications
by: 施宏達
Published: (2011) -
Design of a Sub-Sampling Phase-Locked Loop with a Robust-Locking Frequency-Locked Loop
by: Chia-Min Chen, et al.
Published: (2019) -
Adaptive phase locked loop in multi-standard frequency synthesizers /
by: Tang, Yiwu
Published: (2001)