The Sag Problem of Wire Bond in Multi-Chip and 3-Dimensional Semiconductor Packages
碩士 === 正修科技大學 === 機電工程研究所 === 97 === To integrate numerous complex functions, chip modules have gradually expanded into a more advanced Multi-Chip Module (MCM) and/or 3-Dimension Module. Compared to the single chip design, the development period is shorter and the cost is less when the Multi-Chip Mo...
Main Authors: | Kung, Huang-Kuang, 鍾庚晃 |
---|---|
Other Authors: | 龔皇光 |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/74174979322958491566 |
Similar Items
-
The analysis of wire sweep and wire sag based on molding flow analysis for 3-Dimensional and Multi-chip Modules semiconductor packaging
by: HUNG,JIE-LIN, et al.
Published: (2016) -
Wire Sag Study of Q-loop、S-loop and M-loop Bonds on Semiconductor Packaging
by: Lee,Wen Hsuan, et al.
Published: (2014) -
Study of Wire Sweep and Wire Relaxation for 3-Dimensional and Multi-Chip Module Package
by: Lin, Yi-Hsueh, et al.
Published: (2010) -
An Innovative Way to Improve Wire Sag of Ultra-Long Wire Bonding Loops for 3D/MCM Packaging
by: HSIEH, CHI-LUNG, et al.
Published: (2018) -
Study for wedge bonding and wire bond ability of semiconductor packages
by: Zhi-Ming Tai, et al.
Published: (2007)