Thermal Fatigue Life and Quantitative Reliability Analysis of Wafer-Level Chip Scale Packages
碩士 === 國立臺灣大學 === 機械工程學研究所 === 96 === In study the reliability of electronic packages from mechanics point of view, the results of stress and strain obtained from finite element analysis are deterministic values. The fatigue life of the package predicted based on a modified Coffin-Manson equation or...
Main Authors: | Teng-Kai Hsu, 許登凱 |
---|---|
Other Authors: | 吳文方 |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/66362404439007051484 |
Similar Items
-
Investigation of the Fatigue Life of Solders with Under Bump Metallurgy for Wafer Level Chip Scale Package by G/L Method
by: Tsung-Kai Wen, et al.
Published: (2005) -
Investigation of Fatigue Life of Wafer-Level Chip-Scale Packages under Thermal Cycling Conditions by Acceleration Models
by: Po-Lun Chou, et al.
Published: (2012) -
The Study of Ankor Wafer-Level Chip Scale Packaging Reliability
by: Lin, jo-ju, et al.
Published: (2014) -
Thermomechanical Reliability Analysis for Wafer Level Chip Scale Packages (WLCSP)
by: I-HsinMao, et al.
Published: (2013) -
Wafer Level Chip Scale Packaging Using Wafer Bonder
by: Upadhyaya, Kailash
Published: (2005)