Test Pattern Generation for Capture Power Reduction
碩士 === 元智大學 === 資訊工程學系 === 95 === Power dissipation has become an important issue in VLSI testing due to the growing complexity of designing integrated circuits. In scan-based testing, switching activity dominates total power consumption. Additionally, high power dissipation causes excessive IR drop...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2007
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/60149471222792635659 |
Similar Items
Sequential circuit test pattern generation with reduction
by: Gao, Yi-Lang, et al.
Published: (1993)
by: Gao, Yi-Lang, et al.
Published: (1993)