Study of N-type Poly-Si TFTs Degradation Under Gate Pulse Stress in Off Region with Drain Bias
碩士 === 國立交通大學 === 顯示科技研究所 === 95 === Polycrystalline silicon (poly-Si) thin film transistors (TFTs) have recently attracted much attention in the application on the integrated peripheral circuits of active matrix liquid crystal displays (AMLCDs) and active matrix organic light emitting diode (AMOLE...
Main Authors: | Wei-Lun Shih, 施偉倫 |
---|---|
Other Authors: | Ya-Hsiang Tai |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/00388523289196745631 |
Similar Items
-
Study of LTPS TFTs Degradation under Gate Pulse Stress in OFF Region with Drain Bias
by: Hsiao-Hsien Lin, et al.
Published: (2007) -
Study of N-type LTPS TFTs Degradation under Gate Pulse Stress in ON Region with Drain Bias
by: Chang-Lung Chan, et al.
Published: (2008) -
Double Gate Poly-Si TFTs with Light Doping Drain andSplit Drain Design
by: Chuan-Wei Liu, et al.
Published: (2017) -
The Reliability of a-Si:H TFTs at Various Temperatures and Gate/Drain Biases
by: Zen-Fan Huang, et al.
Published: (2012) -
Characteristics of Poly-Si Nanowire TFTs With Asymmetric Ω-Gate
by: Luo, E-Lun, et al.
Published: (2010)