On the Study of Design Optimization for Network-on-Chip Platform
博士 === 國立交通大學 === 電子工程系所 === 95 === As System-on-Chip (SoC) designs progressively grow, reducing the development time becomes a crucial challenge. Therefore, the Network-on-Chip (NoC) generator, the FFT generator, and the multiplier generator are developed for reducing the design time. In this work...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2007
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/93517538963876444621 |
Similar Items
An FPGA-based Accelerator Platform for Network-on-chip Simulation
by: Wang, Danyao
Published: (2010)
by: Wang, Danyao
Published: (2010)