Instruction Set Extension Exploration in Multiple-issue Architectures
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 95 === To satisfy high-performance computing demands in modern embedded devices, current embedded processors architectures either provide designer with possibility to define instruction set extension (ISE) or to increase instruction issue width. In general, both appr...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2007
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/20829084485585119172 |